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Abstract
TARGET 5 is a new application-specific integrated circuit (ASIC) of the TARGET family, designed for the
readout of signals from photosensors in the cameras of imaging atmospheric Cherenkov telescopes (IACTs)
for ground-based gamma-ray astronomy. TARGET 5 combines sampling and digitization on 16 signal
channels with the formation of trigger signals based on the analog sum of groups of four channels. We
describe the ASIC architecture and performance. TARGET 5 improves over the performance of the first-
generation TARGET ASIC, achieving: tunable sampling frequency from < 0.4 GSa/s to > 1 GSa/s; a
dynamic range on the data path of 1.2 V with effective dynamic range of 11 bits and DC noise of ∼0.6 mV;
3-dB bandwidth of 500 MHz; crosstalk between adjacent channels < 1.3%; charge resolution improving from
40% to < 4% between 3 photoelectrons (p.e.) and > 100 p.e. (assuming 4 mV per p.e.); and minimum
stable trigger threshold of 20 mV (5 p.e.) with trigger noise of 5 mV (1.2 p.e.), which is mostly limited by
interference between trigger and sampling operations. TARGET 5 is the first ASIC of the TARGET family
used in an IACT prototype, providing one development path for readout electronics in the forthcoming
Cherenkov Telescope Array (CTA).
Keywords: gamma rays, imaging atmospheric Cherenkov telescope, application-specific integrated circuit,
waveform sampling, trigger, digitizer, Cherenkov Telescope Array
PACS: 07.50.Qx, 95.55.Ka
1. Introduction
In the past three decades, imaging atmospheric
Cherenkov telescopes (IACTs) have greatly ad-
vanced observations of very-high-energy gamma-
ray emission from the Universe, with numerous
implications for astrophysics, particle physics, and
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justin.vandenbroucke@wisc.edu (J. Vandenbroucke)
cosmology [e.g., 1]. This field is soon going to be
revolutionized with the advent of the Cherenkov
Telescope Array (CTA) [2], which is going to in-
crease the source sensitivity by an order of magni-
tude at energies from 100 GeV to 10 TeV and to
extend observations to the ranges well below 100
GeV and above 100 TeV.
The performance requirements of CTA drive
innovation to improve performance and lower
cost. One innovative design is the Schwarzschild–
Couder telescope [3], which features dual-mirror op-
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tics for excellent optical performance (focusing of
Cherenkov photons) and a reduced camera plate
scale compared to the traditional single-mirror
(Davies-Cotton) design used so far for IACTs. The
reduced camera size enables compact, inexpensive,
densely pixelated photodetectors such as silicon
photomultipliers. The optical performance com-
bined with dense pixellation provides improved field
of view, angular resolution, and hadronic back-
ground rejection capabilities [4].
TARGET is an application-specific integrated
circuit (ASIC) series that has been designed for the
processing of the photodetector signals in such tele-
scopes. The goals in the inception of TARGET were
to keep the costs low and integrate several func-
tionalities in a compact design. We have described
the concept of TARGET 1, the first generation of
ASICs of the TARGET family, and characterized
its performance in [5]. Several improvements drove
the development of TARGET 5 (after a few design
iterations), which is described in this paper.
TARGET 5 is the first chip of the TARGET fam-
ily to be used in a telescope prototype, namely
a prototype of the Gamma-ray Cherenkov Tele-
scope (GCT) [6], a Schwarzschild–Couder small-
sized telescope proposed in the framework of the
CTA project. TARGET 5 is used in the first proto-
type of the GCT camera, also known as Compact
High Energy Camera with MAPMTs (CHEC-M)
[7, 8]. TARGET is also planned to be used in a
medium-sized telescope proposed in the framework
of the CTA project, namely the Schwarzschild-
Couder Telescope (SCT) [9].
Key features of TARGET are:
• a compact design that combines signal sam-
pling and digitization, as well as triggering, for
16 channels in a single chip, which lowers the
cost1, improves on reliability further reducing
maintenance costs, and enables the use with
compact photodetectors such as multi-anode
photomultiplier tubes (MAPMTs) or silicon
photomultipliers in a compact camera design
• a sampling frequency tunable up to > 1 GSa/s,
ideally suited for the measurement of the &
5 ns pulses from Cherenkov flashes
• a deep buffer (16,384 samples in TARGET 5)
1∼$35 per channel for the realization discussed in this
paper, estimated < $20 per channel in a large production on
the scale required for several dozen CTA telescopes.
for large trigger latency tolerance between dis-
tant (∼1 km) telescopes2
• dynamic range > 10 bits
• moderate power consumption, for the applica-
tions described in this paper . 20 mW per
channel
TARGET ASICs are implemented for IACTs
into front-end electronics modules that combine all
the functions described above to read out 64 pho-
todetector pixels using six or fewer printed cir-
cuit boards, four ASICs, and a companion field-
programmable gate array (FPGA) [5]. The low
number of components supports affordability and
reliability.
The structure of this paper is as follows. Sec-
tion 2 describes the architecture of the TARGET 5
ASIC. Section 3 presents the characterization of its
performance, including sampling and digitization in
3.2, as well as triggering in 3.3. Section 4 briefly
outlines how TARGET 5 is implemented into front-
end electronics modules for CHEC-M, and Section 5
presents the conclusions and outlook.
2. The TARGET 5 architecture
Fig. 1 presents an overview of the major func-
tional blocks of the TARGET 5 ASIC: triggering,
analog sampling and storage, analog-to-digital con-
verters (ADC), and configuration of control fea-
tures and digital-to-analog converters (DAC) pro-
vided via a serial-parallel interface. The general
features of TARGET 5 detailed in the following
text are summarized in Table 1 with comparison
to TARGET 1.
As with TARGET 1 and other predecessors in
the TARGET family, TARGET 5 is a 16-channel
device where both a signal and its reference sig-
nal (an input pedestal voltage, Vped) are input to
the ASIC, to provide a modest amount of common-
mode noise rejection, as well as reference for the
trigger gain path. The input signal is simultane-
ously processed for sampling (data path) and trig-
gering (trigger path).
ASICs of the TARGET family use switched ca-
pacitor arrays (SCAs) to sample signals at very high
2Within CTA, using a hardware coincidence trigger be-
tween telescopes is not planned for GCTs, but it is foreseen
for SCTs.
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Figure 1: Functional block diagram of the TARGET 5 ASIC, with key components shown. Sixteen channels are processed
both for trigger formation and analog sampling. The trigger generation is based on the analog sum of signals in four adjacent
channels, and the trigger output is transmitted off-ASIC to higher-level logic that uses it to generate readout requests sent
back to the ASIC. A timebase generator controls the sampling of signals into two groups of 32 sampling capacitors per channel.
Ping-pong operation enables transfer of analog samples from one group of 32 to storage while the other group is sampling, with
the roles reversed in the subsequent half sampling cycle. Each storage buffer is an array of 512 blocks (8 rows by 64 columns)
with a total of 16,384 capacitors per channel. Blocks of 32 storage capacitors can be randomly accessed for digitization by
onboard Wilkinson ADCs. Sufficient ADCs are included to digitize 32 samples per channel, and all 16 channels, in parallel.
Individual converted samples may then be selected and serially transmitted off-ASIC on all 16 channels concurrently. In this
example, two blocks, corresponding to 64 samples (64 ns at 1 GSa/s), are read out as a digitized waveform. Configuration of
operating parameters, such as DACs for bias and control, are programmed through a serial-parallel interface.
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TARGET 1 TARGET 5
Number of channels 16 16
Dynamic range of digitizer (bits) 9 or 10 12
Sampling frequency (GSa/s) 0.7 to 2.3 < 0.4 to > 1
3-dB analog bandwidth (MHz) 150 500
Crosstalk at 3 dB frequency < 4% < 2%
Size of storage array (cells per channel) 4,096 16,384
Wilkinson ADC counter speed (MHz) 445 ∼700
Minimum digitization block (number of cells) 16 32
Digitization time per block (µs) 2.3 (10 bit) 5.9 (12 bit)
Number of Wilkinson ADCs 32 512
Number of cells digitized simultaneously 16× 2 channels 32× 16 channels
Clock speed for serial data transfer (Mbps) – 109
Channels for simultaneous data transfer – 16
Trigger outputs 1 (OR of 16 channels) 4 (analog sum of 4 channels)
Table 1: Features of TARGET 5 compared to TARGET 1.
sampling rate, i.e., the input is connected to an
array of capacitors via analog switches which are
sequentially connected and disconnected to sample
the signal at regular intervals.
The sampling buffer depth (∼16 µs) needed to
trigger using coincidence between distant (up to
1 km) telescopes requires several thousand storage
capacitors given a sampling frequency of 1 GSa/s.
Directly driving the capacitance of such an array
limits its analog bandwidth. Therefore, one of
the major improvements of TARGET 5 over TAR-
GET 1 is the separation of sampling operations into
two stages in order to simultaneously achieve large
bandwidth and a deep buffer for trigger decisions.
In the first stage, an SCA with a small number of
cells (two blocks of 32 cells), called the sampling
array, is used for signal sampling in order to reduce
the capacitance load on the input. In the second
stage, the samples are transferred to an SCA with
a large number of cells (16,348), called the stor-
age array, which provides the desired buffer depth.
While acquisition occurs in one group of 32 cells
in the sampling array, the other is written to the
storage array. This ping-pong approach provides
continuous sampling.
Control of the sample timing is provided by a
timebase generator that is driven by two digital sig-
nals sent from the FPGA to the ASIC: SSTin and
SSPin. These signals go through time delay ele-
ments that are current-starved inverters and con-
trol charge tracking and hold in the SCAs. The
sampling speed of TARGET 5 is controlled by ad-
justing the supply current for the inverter in the
delay elements.
Previous measurements of our timebase gener-
ator indicated that the sampling speed is tem-
perature dependent with a coefficient of approxi-
mately 0.2% per ◦C [10]. In order to reuce this
effect, there are two mechanisms available in TAR-
GET 5. The ASIC is equipped with a continuous
ring oscillator copy of the timebase generator (with
one additional inverter) and its output is avail-
able for external monitoring and feedback control
in firmware/software. The delayed copy of SSTin
after the full chain of time delay elements, SSTout,
is also available for monitoring and feedback.
Blocks of 32 storage cells are randomly accessi-
ble for readout from the storage array on demand.
Once selected, the 32 storage cells in all 16 channels
are powered up for Wilkinson ADCs. A Wilkinson
ramp voltage generator block generates and broad-
casts a ramp with adjustable duration and slew rate
to all channels. The Wilkinson ramp slew rate is
adjusted by varying the capacitor charging current,
denoted Isel, or by changing an external ramping
capacitor.
At a separately controllable start time, a 12-bit
ripple counter (with adjustable speed) is begun for
each channel. In order to support the fastest pos-
sible digitization, separate oscillators are provided
for each counter. When the voltage ramp crosses
the comparator threshold for a given sample volt-
age, the counter stops and the count then represents
the time (ADC code) corresponding to the voltage
held in the storage cell. In order to maintain a con-
stant Wilkinson clock rate as a function of tempera-
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ture, a separate, identical Wilkinson counter is pro-
vided inside the Wilkinson clock block for monitor-
ing and feedback. Address decoding and sequencing
is performed inside a serial readout sequencer block.
Digitized values are randomly accessible for serial
transfer on all 16 channels in parallel.
Digitization and readout can occur on demand,
initiated by an external trigger signal. This exter-
nal trigger signal can be generated by external logic
based on the trigger primitives generated by TAR-
GET 5 itself. Trigger primitives are formed based
on the analog sum of four adjacent channels, re-
ferred to as a trigger group. Each ASIC provides
four trigger primitives from four independent trig-
ger groups. To compensate for channel-to-channel
photodetector gain variations, bias voltages are pro-
vided to tune the gain of each channel (before the
analog sum) between 1 and 6.5. Furthermore, the
contribution from each individual channel to the
sum can be disabled in order to mask out noisy
channels. The summed signal is routed to a com-
parator for thresholding.
3. Performance
3.1. Evaluation board and software
Evaluation of TARGET 5 performance has been
carried out using the dedicated board shown in Fig-
ure 2. It features a TARGET 5 ASIC and an FPGA
(Xilinx Virtex-5) as well as all the ancillary compo-
nents necessary to support them. The FPGA con-
trols the ASIC and connects to an external com-
puter through a fiber interface. External termina-
tion resistors are used in order to set the real part
of the input impedance to 50 Ω for interfacing with
standard cables (the same strategy is adopted for
the front-end electronics camera module described
in Section 4).
The external computer and the evaluation board
FPGA communicate with each other through an
optical fiber/Gigabit ethernet cable via the User
Datagram Protocol (UDP). The control and data
acquisition software, libTARGET, is written in
C++11 to support both POSIX and Windows sys-
tems, and supports the generation of a Python
wrapper. The latest version of libTARGET can be
obtained from the authors upon request.
3.2. Data path
3.2.1. Sampling
The analog sampling frequency is determined by
two control voltages, VdlyP and VdlyN, which set
SFP
Signal
Input
ASIC
FPGA
External Trigger
+5 V
Figure 2: TARGET 5 evaluation board. Some key elements
are indicated: SMA connectors to input external signals,
a coaxial cable to input external trigger signals, the +5 V
power supply connector, and an SFP optical fiber connector
that interfaces with an external computer.
the supply and sink current for the time delay ele-
ments, respectively. Each control voltage is sup-
plied by a digital-to-analog converter (DAC) in-
ternal to the ASIC controlled through the serial-
parallel interface.
The measured sampling frequency as a function
of VdlyN is shown in Figure 3. This measure-
ment was made at room temperature, with VdlyP
set to 1616 DAC counts. The sampling frequency
was measured by recording a sinusoid of known fre-
quency from a function generator and fitting to de-
termine the sampling frequency. In general, fre-
quencies from 0.2 to 1.4 GSa/s are possible. How-
ever, the FPGA firmware must support a particu-
lar frequency in order to use it. To maintain phase
alignment while wrapping around the primary sam-
pling buffer of 64 samples, 64 samples must be a
multiple of 8 ns (one tick of the 125 MHz FPGA
clock). This limits the available frequencies to a
discrete set: 1.33 GSa/s, 1.14 GSa/s, 1.00 GSa/s,
etc. The frequencies that were explicitly supported
in the FPGA firmware and tested are 1 GSa/s and
0.4 GSa/s. Measurements presented in this pa-
per were performed with a sampling frequency of
1 GSa/s.
Precise timing is necessary to maintain a con-
stant sampling frequency, particularly when wrap-
ping around the primary sampling buffer. For fixed
VdlyN, the sampling frequency varies with tem-
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Figure 3: Measured sampling frequency as a function of con-
trol voltage VdlyN.
perature. A feedback algorithm is used to con-
trol VdlyN in order to achieve a stable sampling
frequency despite temperature variation. Several
feedback mechanisms (implemented on the com-
panion FPGA) were evaluated using a thermal
chamber to vary the temperature between −20 ◦C
and +50 ◦C. An example waveform illustrating the
achieved sampling frequency precision, as well as
histograms of the wrap-around timing alignment
and measured sampling frequency, are shown in
Figure 4. In this case a digital clock manager in the
FPGA is used for feedback. The phase of SSTout
(delayed copy of one of the input timing signals,
SSTin, after all the time delay elements) is sta-
bilized against drift due to temperature variation
and other causes by the feedback loop controlling
VdlyN. Feedback loop parameters were optimized
based on measurements of sinusoids in the thermal
chamber. This feedback loop achieves good tem-
perature stability, corresponding to a phase gap of
0.1 ns introduced between succeeding blocks by a
temperature change of 10◦ C. Alternative feedback
algorithms achieve slightly smaller temperature de-
pendence and slightly larger event-to-event varia-
tion in sampling frequency.
3.2.2. DC transfer function and noise
The DC transfer function (measured ADC counts
as a function of input signal amplitude) depends
on several configuration parameters. The most im-
portant is Isel, which controls the ramp capaci-
Figure 4: Top: 80 MHz sinusoid recorded with TARGET 5
evaluation board at 1 GSa/sec. The first 64 samples corre-
spond to one pass through the primary (sampling) buffer,
and the last 64 samples correspond to a second pass. Data
points show the recorded samples and curves show fit results.
The two waveform halves are fit independently. Middle:
histogram of fitted phase offset between the two waveform
halves, for 997 such events. Bottom: sampling frequency
measured with the same data set.
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Figure 5: Measured transfer function for a range of Isel
values (in DAC counts). The default value used for most
of the studies reported here is 2625 DAC counts. The user
can select a particular value of Isel to choose a particular
tradeoff between dynamic range, resolution, and dead time.
The digitization time assumes a 700 MHz Wilkinson clock.
tor charging current3, hence the slew rate of the
Wilkinson ramp. Isel is set by an internal DAC.
The dependence of the transfer function and of the
digitization time on Isel is shown in Figure 5. For
a given Wilkinson clock frequency and DC signal
amplitude, increasing Isel slows the ramp, increas-
ing the digitization time but also improving the
voltage resolution. For a given application, Isel
can be selected to match the required input range
and also to choose the tradeoff between digitization
time, resolution, and noise.
The Wilkinson counter frequency is selected by
the Vdly control voltage. This circuitry has some
temperature dependence, resulting in temperature
dependence of the transfer function slope. How-
ever, the Wilkinson clock frequency can be moni-
tored and used for a control loop that varies Vdly
(provided by an internal DAC) in order to stabilize
the Wilkinson frequency despite varying tempera-
ture. The transfer function was measured at various
temperatures in a thermal chamber, both with and
without this feedback loop enabled. The results are
shown in Figure 6. After enabling feedback, there
is a small amount of residual temperature depen-
dence, likely due to temperature sensitivity of other
parts of the digitization circuit.
3Specifically, Isel controls the bias voltage for the cur-
rent mirror that generates the charging current. Larger Isel
values correspond to smaller currents.
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Figure 6: Performance of control loop designed to stabilize
transfer function against temperature variation. The first
panel shows the transfer function at various temperatures
with feedback disabled. The second panel shows the same
curves with feedback enabled.
7
Figure 7 shows an example TARGET 5 transfer
function at room temperature for a typical config-
uration. In general the transfer function depends
on both the configuration and on the channel and
cell position in the SCA. The integral nonlinearity
of the transfer function shown in Figure 7 (with re-
spect to the best linear fit, which has a slope of
2.5 counts/mV) is 212 ADC counts. A calibration
procedure is used to remove effects of this nonlin-
earity from data. Polynomial parameterization of
the transfer function (up through fourth order) was
evaluated and found to provide insufficient preci-
sion. A lookup table was found to be a more pre-
cise solution and is implemented in offline analysis
software. We found that 25 data points (spanning
0.1 to 2.5 V) are sufficient to specify its shape to a
precision better than the DC noise. Variation from
cell to cell is included in the calibration procedure
but is small, as indicated by the ±1 σ curves in
Figure 7.
The transfer function shown in Figure 7 is the re-
sult of optimizing for effective dynamic range. The
input range is 1.2 V (spanning 0.8 to 2.0 V). This
input range spans 315 to 3243 ADC counts, cor-
responding to 2928 counts (11.5 bits) of resolution.
The DC noise, after calibration of the transfer func-
tion, was measured (averaged over input DC volt-
age from 0.8 to 2.0 V) to be 0.6 mV (1.4 ADC
counts, or 0.5 least-significant bits). The effective
dynamic range is therefore 11.5 − 0.5, or, equiva-
lently, log2(1200/0.6) = 11.0 bits. This compares
favorably with TARGET 1, which has an effective
dynamic range of 9.1 bits [5].
3.2.3. ASIC response to sinusoids
The DC transfer functions described previously
are used to convert measured ADC counts to in-
stantaneous input voltage. The ASIC response was
also evaluated using sinusoidal signals from a func-
tion generator calibrated with the transfer functions
determined from DC input. By scanning the input
AC amplitude and comparing to the measured am-
plitude, the TARGET “AC transfer function” is de-
termined (Figure 8). In TARGET 1, high frequency
signals were found to exhibit an “AC saturation” ef-
fect at large amplitude [5]. Note that this is not an
effect due to finite bandwidth, which would cause
the AC transfer function to have a slope less than
unity but independent of input amplitude. This
effect was understood using simulations of TAR-
GET 1 as due to an insufficient slew rate of the
input buffer amplifiers and fixed in the design of
Figure 7: TARGET 5 transfer function for a single channel
with 64-sample readout. The 1 σ variation among all 16,384
storage cells is shown. Two different transfer functions are
included for each cell, one when the cell occurs in the first
block of the waveform and one when the cell occurs in the
second block of the waveform, to include possible sequence
dependence.
subsequent revisions. As shown in Figure 8, AC
saturation in TARGET 5 is negligible.
The effective noise measured with sinusoidal sig-
nals, i.e., the deviation of waveform samples from
the fitted sinusoid, is larger than the noise mea-
sured with DC signals, as shown in Figure 9. This
effective noise is caused by slightly suboptimal tim-
ing performance of the sampling, with a potential
additional contribution due to settling of the sig-
nals from the sampling to the storage array and
hysteresis in the sampling array. Therefore, it is
not additive noise independent of the signal but it
depends on the signal frequency and amplitude.
For fixed signal frequency, this noise increases lin-
early with the signal amplitude, as shown in Fig-
ure 9. The noise is 80% at 5 mV signal amplitude
and decreases to 5% at 500 mV. The relationship
between signal and noise is modeled well by a lin-
ear fit at each frequency, as indicated by the best-fit
curves in Figure 9. The linear dependence supports
the hypothesis that the main source of this noise is
slightly suboptimal timing performance. The effec-
tive noise measured in this configuration with small
signal amplitude is ∼4 mV, independent of signal
frequency. This is larger than the 0.6 mV noise
measured with DC signals and is most likely due to
noise injected by the function generator.4
4This was confirmed with tests using a different model
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Figure 8: Measured sinusoid amplitude, as a function of in-
put amplitude, for TARGET 1 and TARGET 5. The AC sat-
uration effect observed in TARGET 1 is negligible in TAR-
GET 5.
Figure 9: Effective AC noise measured with sinusoidal sig-
nals of various frequencies. The input sinusoid amplitude
was scanned from 10 mVpp (5 mV amplitude) to 1 Vpp.
The effective AC noise was measured by fitting sinusoids and
then calculating the standard deviation of the fit residuals.
Curves show a linear fit to the effective noise as a function
of input amplitude.
The effective AC noise performance is acceptable
for measurements of integrated charge from pho-
todetectors, an application for which photon count-
ing is dominated by Poisson noise at the low am-
plitude range (limiting resolution to ∼100%) and
resolution of 10% is typically sufficient for many-
photoelectron signals.
3.2.4. Bandwidth
The bandwidth of the TARGET 5 ASIC was
measured by comparing the amplitude of input si-
nusoids to the amplitude of waveforms recorded by
the ASIC. To generate a range of sinusoidal input
from ∼50 MHz to > 800 MHz, we used four voltage-
controlled oscillators (VCOs) whose variable fre-
quencies and amplitudes were calibrated with a fast
digital oscilloscope (Tektronix MDO4104-6, 1 GHz
3-dB bandwidth). The amplitudes of recorded
waveforms were estimated by calculating the stan-
dard deviation of thousands of voltage samples.
Figure 10 shows the measured attenuation of
TARGET 5 as a function of input frequency. In this
measurement, three different attenuators (3, 6, and
9 dB) were used to repeat the same measurement
with different input amplitudes, showing that dif-
ferent combinations of attenuators and VCOs are
function generator.
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Figure 10: The relative signal amplification of TARGET 5 as
a function of input frequency. Different line styles and col-
ors represent eight measurement configurations (four VCOs
and three attenuators). The data points were smoothed by
averaging over ±8 MHz. The drop at ∼490 MHz is an
artificial effect due to the measurement algorithm. Labels
“VCO 100 MHz”, “200 MHz”, “310 MHz”, and “625 MHz”
in the legend denote VCOs with different frequency ranges:
40–100 MHz (Mini-Circuits ZX95-100), 90–220 MHz (ZX95-
200), 140–380 MHz (ZX95-310A), and 340–840 MHz (ZX95-
625A).
consistent with one another within ∼0.2 dB. The
3-dB bandwidth of TARGET 5 is approximately
500 MHz.
3.2.5. Crosstalk
Due to the layout of the ASIC, AC signals in-
duce a small amount of crosstalk on nearby chan-
nels. The measurements described in Sections 3.2.3
and 3.2.4 provide two complementary estimates of
the crosstalk. In both cases, continuous wave sinu-
soids of various frequencies were injected to individ-
ual channels and we read out all channels. When
using the function generator (3.2.3) to estimate the
crosstalk we used a large input amplitude (0.8 V
peak to peak), and we performed sinusoid fits to all
channels, fixing the frequency to the known value.
In the case of the VCOs (3.2.4), which extend the
measurement to higher frequencies (hence, smaller
measured amplitudes), the crosstalk was estimated
from the standard deviation of thousands of voltage
samples.
Figure 11 shows a summary of the results from
the two crosstalk estimates. The two measurements
show good quantitative agreement in the frequency
range where they overlap between 30 and 160 MHz,
where the crosstalk ratio is at most 0.5%. The
crosstalk was measured to be largest on nearest
neighbors, followed by next-to-nearest neighbors as
expected from the layout of the ASIC. The crosstalk
ratio shows a marked frequency dependency and
below 500 MHz (3dB bandwidth of the ASIC and
Nyquist frequency for typical 1 GSa/sec operation)
it is at most 1.3%.
3.2.6. ASIC response to pulses
In addition to quantifying the performance of
TARGET 5 with sinusoidal signals, we studied the
performance with short electrical pulses (from a
function generator) similar to those produced by a
photodetector after shaping through a preamplifier
as planned in CHEC-M [7, 8] and the SCT [9]. This
is especially useful for quantifying the impact of the
effective noise in terms of photoelectron charge res-
olution. Each pulse had an 8 ns full width at half
maximum, 5 ns rise time, and 5 ns fall time. The
amplitude was varied to emulate variation in the
number of photoelectrons (p.e.).
A charge reconstruction algorithm was applied
as follows to digitized waveforms recorded using
a sampling frequency of 1 Gsa/s. The 17 sam-
ples centered on the peak sample are determined
and designated as on-pulse. Eight samples before
these on-pulse samples are avoided because they lie
in the transition region between on-pulse and off-
pulse. Furthermore, all samples after the on-pulse
samples are avoided because they could include un-
dershoot. The remainder of the samples, well be-
fore the pulse, are designated off-pulse. An example
waveform with this algorithm applied is shown in
Figure 12. The mean of the off-pulse samples is cal-
culated and used as a baseline estimate. The mean
of the on-pulse samples is then determined and the
baseline is subtracted. The resulting quantity pro-
vides an estimate of the baseline-subtracted charge
integral in the pulse and increases linearly with the
pulse input amplitude. This quantity is calibrated
to photoelectrons assuming a preamplifier gain of
4 mV per photoelectron. The resulting measured
charge as a function of simulated input charge is
shown in Figure 13.
The charge resolution is quantified for each in-
put pulse amplitude by the standard deviation of
the reconstructed charge. The relative charge reso-
lution is shown in Figure 14. This charge resolution
is dominated by the effective AC noise described in
Section 3.2.3. In particular, the increase of effec-
tive noise at large amplitudes (Figure 9) causes the
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Figure 11: Crosstalk ratio (crosstalk amplitude divided by
the input signal amplitude) for sinusoidal signals input to
Channel 7. Top: crosstalk ratio for input frequency of 160
MHz as a function of channel number. Note that pure DC
noise corresponds to an expected crosstalk ratio ∼1×10−3.
The measurement is described in Section 3.2.3. Bottom:
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differences from using different VCOs and attenuators. The
measurement is described in Section 3.2.4.
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Figure 12: Example electrical pulse recorded with the TAR-
GET 5 evaluation board. The input amplitude was 10 mV,
corresponding to 2.5 photoelectrons for an example pream-
plifier gain of 4 mV per photoelectron.
charge resolution to plateau for large charge val-
ues. In a full system consisting of photodetector
plus readout electronics, the charge resolution will
be worse than this due to other contributions in-
cluding photodetector noise, crosstalk, after-pulses,
gain uncertainty, and Poisson noise.
3.3. Trigger path
3.3.1. Tuning of the trigger performance
The trigger performance is determined in each
trigger group mainly by two parameters, PMTref4,
which sets the reference voltage for the summing
amplifier that performs the analog sum of the sig-
nal from four adjacent channels, and Thresh, which
sets the reference voltage for the comparator. Both
parameters set the voltages with respect to the cor-
responding supply voltages (also tunable) and are
controlled by a 12-bit DAC.
To characterize the trigger performance, we per-
formed a scan over these parameters. For each
setting we injected in one channel pulses of vari-
able amplitude with frequency of 1 kHz, full width
at half maximum of 8 ns, and rise time of 5 ns.
For each pulse amplitude we used a counter imple-
mented in the FPGA in order to count the number
of trigger signals issued by the group to which the
channel belongs over a time of 2.15 s. For simplicity,
digitization and readout of waveforms was disabled
during these scans of a large phase space of trigger
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Figure 13: Linearity of the TARGET 5 pulse response. Pho-
toelectron pulses were simulated using electrical pulses with
an assumed gain of 4 mV per photoelectron. The mea-
sured charge was determined by integrating sample ampli-
tudes. Error bars indicate the ±1 σ variation in recon-
structed charge.
Figure 14: TARGET 5 charge resolution. The charge reso-
lution was determined at each input amplitude by dividing
the standard deviation of the reconstructed charge by the
mean value.
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Figure 15: The black points show the trigger efficiency mea-
sured as a function of input pulse amplitude during normal
operations (with sampling enabled). The blue curve shows
the best-fit S function. The inset text gives the trigger con-
figuration parameter values as well as best-fit values of the
trigger threshold µ and noise σ.
configuration 5.
We can estimate the trigger efficiency ε =
Ntrig/Ngen, where Ntrig is the number of trigger sig-
nals issued by the ASIC as counted by the FPGA,
and Ngen is the number of pulses generated by the
function generator (i.e., the product of the pulse
frequency and the counting time). The number
of trigger signals generated follows a binomial dis-
tribution, where ε corresponds to the probabil-
ity of a pulse initiating a trigger signal. Hence,
the error on the efficiency is estimated6 as σε =√
ε(1− ε)/Ngen.
The trigger efficiency ε as a function of pulse
amplitude, a, for a particular configuration of the
ASIC parameters is shown in Figure 15. We fit to
the efficiency points a function of the form
S(a;µ, σ) =
1
2
[
1 + erf
(
a− µ√
2σ
)]
(1)
where erf is the Gaussian error function, and µ and
σ are the fit parameters which represent the trigger
threshold and noise, respectively.
Figure 16 shows trigger threshold and noise from
our scan of PMTref4 and Thresh. The minimum
5This prevents unstable trigger configurations from caus-
ing a large number of readout requests which breaks com-
munication with the computer.
6When ε ∼ 0 or ε ∼ 1 (the number of triggers issued Ntrig
is ∼ 0 or ∼ Ngen) we approximately evaluate the trigger
efficiency uncertainty by using the formulas ε = (Ntrig +
1/3)/(Ngen+2/3) and σε =
√
ε(1− ε)/(Ngen + 2) from [11].
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Figure 16: Trigger threshold (a) and noise (b) as a function
of PMTref4 and Thresh (in DAC counts). White indicates a
region of parameter space where the trigger does not function
properly.
trigger threshold achievable in this mode (with ana-
log sampling of the data path enabled) is ∼20 mV,
with a trigger noise & 5 mV, which correspond to
5 p.e. and 1.2 p.e., respectively, for a pre-amplifier
with a gain of 4 mV per photoelectron. This perfor-
mance does not meet the design goal of triggering
on ∼2 photoelectrons with trigger noise below 1
photoelectron. The next paragraphs describe how
we investigated the causes of this behavior.
3.3.2. Trigger performance for operations in sync
with sampling
Since the input signal is going on one side to the
trigger circuit, and, on the other side, to the sam-
pling circuit that is the first stage of the data path,
we wanted to study how the trigger performance de-
pends on the sampling signals internal to the ASIC.
The input signal is sampled using as a reference
a clock signal with a full period of 64 ns. For test-
ing purposes, we extracted from the FPGA a signal
synchronous with the sampling clock downscaled to
a frequency of∼119 Hz (generated every 512 full cy-
cles through the 16,384 cells of the storage buffer).
This signal was sent to the function generator as an
external trigger, in order to generate pulses at fixed
phase with respect to the sampling clock. We varied
the delay between the external trigger to the func-
tion generator and the output pulse between 0 and
128 ns (2 full periods of the sampling clock), and
evaluated for a given PMTref4-Thresh pair trigger
threshold and noise as a function of this delay.
Figure 17 shows trigger threshold and noise from
the delay scan. The threshold exhibits a pattern
with 64 ns period, clearly indicative of some inter-
play between sampling and triggering. The varia-
tions in the threshold values are as large as∼30 mV.
On the other hand, for operations in sync with
the sampling clock the noise is typically . 1 mV,
with larger values of a few mV in points where the
threshold is rapidly changing. This demonstrates
that the & 5 mV noise in normal (asynchronous)
operations, shown Figures 15 and 16(b), is mostly
due to threshold variations for pulses that arrive at
different sampling phases.
Figure 18 shows a typical efficiency curve for op-
erations in sync with sampling. The transition is
much sharper, and in this case the S function pro-
vides a much better fit to the data, which indicates
that the deviations in normal mode are given by
the superposition of many S curves with different
thresholds.
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Figure 17: Trigger threshold (a) and noise (b) as a function
of delay between a signal synchronous with the sampling
clock and the generation of the input pulse to the ASIC.
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Figure 18: Same as Fig. 15, but the input pulse timing is
synchronized with the signal sampling clock. The delay be-
tween the reference signal and input pulse is 25 ns in this
figure.
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Figure 19: Trigger threshold (a) and noise (b) as a function of
PMTref4 and Thresh (in DAC counts) with analog sampling
disabled. White indicates a region of parameter space where
the trigger does not function properly.
3.3.3. Trigger performance with sampling disabled
Because the performance of the trigger system
is strongly dependent on the analog sampling, we
characterized the trigger performance with sam-
pling disabled. Figure 19 shows trigger threshold
and noise from our scan in PMTref4 and Thresh
when the sampling is disabled.
In this configuration, the minimum workable
threshold is . 5 mV (1.2 p.e.), and the trigger noise
is .0.5 mV (0.13 p.e.). Figure 20 shows an ef-
ficiency curve for sampling disabled for which the
threshold was 4.76 mV. Also in this casfe the mea-
sured efficiencies are well fit by an S curve.
In conclusion, the performance of the trigger cir-
cuit with sampling disabled meets the desired sen-
sitivity and noise level. Therefore, two options
were considered: 1) reducing the interference on the
ASIC between sampling and triggering circuits (by
improving isolation and increasing the gain on the
trigger path), 2) separating data and trigger path
into two different ASICs. Option 1) was chosen as
the most cost effective for the design of TARGET 7,
and option 2) for subsequent ASIC pairs.
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Figure 21: Width of the output trigger signals as a func-
tion of temperature for different values of the WBias control
voltage.
3.3.4. Trigger output
The trigger output signal characteristics are sum-
marized in Figure 21. The output signal has 2
V amplitude and a width that is tunable using a
control voltage (WBias). The chip produces pulses
with stable width and amplitude for pulses as nar-
row as 10 ns. This width exhibits some temper-
ature dependence, as shown in Figure 21. How-
ever, the temperature dependence is weak for nar-
row (∼10 ns) pulses that will be used for most ap-
plications.
The maximum sustained trigger rate achievable
without event loss for a waveform length of 2 blocks,
i.e., 64 samples, was measured to be ∼7 kHz. The
limit in the test setup is dominated by the UDP link
and a prototype data acquisition software. Never-
theless, the readout rate achieved is larger than the
rate of ∼600 Hz expected for the GCT camera, and
that of a few kHz expected for the SCT camera.
4. Front-end electronics module
A front-end electronics module based on TAR-
GET 5 has been designed and produced for a pro-
totype CTA camera, CHEC-M [7, 8]. This cam-
era is designed for use with Schwarzschild–Couder
small-sized telescopes and features 32 TARGET 5
modules per camera, each reading out a 64-pixel
MAPMT (which corresponds to 128 TARGET 5
ASICs per camera). 35 TARGET 5 modules were
produced and are currently undergoing commis-
sioning as part of the integrated camera. A module
is shown in Figure 22. CHEC-M and its front-end
electronics system will be described in more detail
in subsequent publications.
5. Conclusion and outlook
We have developed a new ASIC of the TARGET
family designed to read out signals from the pho-
tosensors in cameras of very-high-energy gamma-
ray telescopes exploiting time-resolved imaging of
Cherenkov light from air showers. TARGET 5 pro-
cesses signals from 16 photodetector pixels in paral-
lel both for sampling and digitization and for trigger
formation.
Key aspects of the TARGET 5 performance are:
• sampling frequency tunable between
< 0.4 GSa/s and > 1 GSa/s (Fig. 3)
15
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Figure 22: TARGET 5 camera module for the CHEC-M
prototype CTA camera. Signals from a single 64-channel
MAPMT flow to four TARGET 5 chips through preamplifier
boards (not shown in this picture). The TARGET 5 chips
are configured and controlled by a single FPGA. A module
comprises four ASIC boards, an FPGA board, and a power
board. The module also provides high voltage (HV) to the
MAPMT. In the prototype module shown here there is also
and SFP optic fiber connector to interface the module with
an external computer.
• a dynamic range on the data path of 1.2 V with
effective dynamic range 11 bits and DC noise
∼0.6 mV (Fig. 6)
• 3-dB bandwidth of 500 MHz (Fig. 10)
• crosstalk between neighboring channels <
1.3% (Fig. 11)
• charge resolution improving from 40% to <
4% as a function of input charge between 3
p.e. and > 100 p.e (assuming 4 mV per p.e.)
(Fig. 13 and 14)
• minimum stable trigger threshold of 20 mV (5
p.e.) with trigger noise of 5 mV (1.2 p.e.),
mostly limited by interference between sam-
pling and trigger operations (Fig. 15)
• minimum stable trigger threshold of < 5 mV
(1.2 p.e.) with trigger noise of 0.5 mV (0.12
p.e.) with sampling disabled (Fig. 20)
TARGET 5 is part of the front-end electronics
system of the first GCT camera prototype, also
known as CHEC-M [7, 8], and is the first ASIC
in the TARGET family to be used in an IACT pro-
totype which is proposed in the framework of the
CTA project.
To meet the performance desired for CTA, fur-
ther developments are ongoing that are briefly out-
lined in [12].
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